Lagdu Singh Charitable Trust's (Regd.)
THAKUR COLLEGE OF ENGINEERING & TECHNOLOGY
(Approved by AICTE, Govt. of Maharashtra & Affiliated to University of Mumbai*)
(Accredited Programmes by National Board of Accreditation, New Delhi**)
A - Block, Thakur Educational Campus,
Shyamnarayan Thakur Marg, Thakur Village,
Kandivali (East), Mumbai - 400 101.
Tel.: 6730 8000 / 8106 / 8107
Fax : 2846 1890
Email : tcet@thakureducation.org
Website : www.tcetmumbai.in • www.thakureducation.org
ISO 9001 : 2008 Certified
*Permanent Affiliated UG Programmes : • Computer Engineering • Electronics & Telecommunication Engineering • Information Technology (w.e.f.: A.Y. 2015-16 onwards)
**1st time Accredited UG Programmes : • Computer Engineering • Electronics & Telecommunication Engineering • Information Technology
**2nd time Accredited UG Programmes : • Computer Engineering • Electronics & Telecommunication Engineering • Information Technology • Electronics Engineering (3 years w.e.f.: 01-07-2016)

TCET/FRM/IP-02/10 Revision: B

Semester Plan
(Practical / Tutorials / Assignment)

Semester: **III** Course: **B.E EXTC** Batches: **S.E (B1-B2)**

Subject: **Circuit Theory & Networks** Class: **S.E EXTC- B** Batch size: **43** Students

Laboratory faculty in charge: **Archana Deshpande** Lab. Assistant /Attendant:

Note: **Tutorials planned as per University of Mumbai Curriculum**

Basic Tutorials:

Sr. No.	TITLES Experiments / Tutorials / Assignment (Planning with use of Technology)	Planned Date	Completion Date	Remarks
1.	Tutorial on Analysis of AC & DC Circuits	26/07/17		
2.	Tutorial on Magnetic Circuits	2/8/17		
3.	Tutorial on Graph Theory	9/8/17		
4.	Tutorial on Time Domain Analysis	16/8/17		
5.	Tutorial on Frequency Domain Analysis	30/8/17		
6.	Tutorial on Network Functions	6/9/17		
7.	Tutorial on Two Port Networks	13/9/17		

8.	Tutorial on Synthesis of RLC Circuits	20/9/17		
Design/ Development Tutorials:				
9	Design based tutorial on Transient Analysis	4/10/17		
10	Design based tutorial on Synthesis of RLC Circuits	4/10/17		

S.No.	**Group Activity**	**Duration (Week/hrs)**	**Modes of Learning**	**Recommended Sources**
1.	Assignment on Electrical Circuit Analysis & Graph Theory		Self Learning	Resource Book Module 1 & 2
2	Assignment on Time & Frequency domain Analysis and Network functions		Self Learning	Resource Book Module 3 & 4
3	Assignment on Two-port Networks and Synthesis of RL Functions		Self Learning	Resource Book Module 5 & 6

	Planned	Completed		Planned	Completed		Planned	Completed
No. of Prac	NA		No. of Assignments	03		No. of Tutorial	**Basic Tuts:** 08 **Design Base**	

Lagdu Singh Charitable Trust's (Regd.)
THAKUR COLLEGE OF ENGINEERING & TECHNOLOGY
(Approved by AICTE, Govt. of Maharashtra & Affiliated to University of Mumbai*)
(Accredited Programmes by National Board of Accreditation, New Delhi**)

A - Block, Thakur Educational Campus,
Shyamnarayan Thakur Marg, Thakur Village,
Kandivali (East), Mumbai - 400 101.
Tel.: 6730 8000 / 8106 / 8107
Fax : 2846 1890
Email : tcet@thakureducation.org
Website : www.tcetmumbai.in • www.thakureducation.org

ISO 9001 : 2008 Certified

*Permanent Affiliated UG Programmes : • Computer Engineering • Electronics & Telecommunication Engineering • Information Technology (w.e.f.: A.Y. 2015-16 onwards)
**1st time Accredited UG Programmes : • Computer Engineering • Electronics & Telecommunication Engineering • Information Technology
**2nd time Accredited UG Programmes : • Computer Engineering • Electronics & Telecommunication Engineering • Information Technology • Electronics Engineering (3 years w.e.f.: 01-07-2016)

							Tuts: 02	

DOSLNE:	DOSLE (engaged in some other dates):

Group activities are required to be added with the practical related to course to enhance the learning activity of the student in the course. Group activity includes: Group presentation, new experiment design, mini projects etc.

Note:

1. The practical plan date and completion date shall be in compliance. For any non-compliance reason(s) required to be stated in remark column.
2. Learning objective and outcome shall be clearly stated with each of experiments/ tutorials/ assignments and are required to be mapped at the end of the semester.
3. Entry for DOSLE (engaged on some other date) shall be done with proper mapping to DOSLNE.

SD **Archana Deshpande**	SD	SD
Name & Signature of Faculty	Signature of HOD	Signature of Principal / Dean Academic
Date: 20/07/2017	Date:	Date: